




Digital Logic Design

“Combinational Logics”

Dr. Cahit Karakuş, February-2018



Basics



Digital Logic Basics

- Hardware consists of a few simple building blocks
 - These are called *logic gates*
 - AND, OR, NOT, ...
 - NAND, NOR, XOR, ...
- Logic gates are built using transistors
 - NOT gate can be implemented by a single transistor
 - AND gate requires 3 transistors
- Transistors are the fundamental devices
 - Pentium consists of 3 million transistors
 - Compaq Alpha consists of 9 million transistors
 - Now we can build chips with more than 100 million transistors

Temel Kavramlar -1

- Number of functions
 - With N logical variables, we can define 2^{2^N} functions
 - Some of them are useful
 - AND, NAND, NOR, XOR, ...
 - Some are not useful:
 - Output is always 1
 - Output is always 0
 - “Number of functions” definition is useful in proving completeness property

Temel Lojik Kapılar -1

- Simple gates
 - AND
 - OR
 - NOT
- Functionality can be expressed by a truth table
 - A truth table lists output for each possible input combination
- Precedence
 - NOT > AND > OR
 - $F = A \bar{B} + A B$
 $= (A(B)) + ((\bar{A}) B)$

Gate	Symbol	Truth-Table	Expression															
NAND		<table border="1"><thead><tr><th>X</th><th>Y</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	X	Y	Z	0	0	1	0	1	1	1	0	1	1	1	0	$Z = \overline{X \cdot Y}$
X	Y	Z																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
AND		<table border="1"><thead><tr><th>X</th><th>Y</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	X	Y	Z	0	0	0	0	1	0	1	0	0	1	1	1	$Z = X \cdot Y$
X	Y	Z																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
NOR		<table border="1"><thead><tr><th>X</th><th>Y</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	X	Y	Z	0	0	1	0	1	0	1	0	0	1	1	0	$Z = \overline{X + Y}$
X	Y	Z																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
OR		<table border="1"><thead><tr><th>X</th><th>Y</th><th>Z</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	X	Y	Z	0	0	0	0	1	1	1	0	1	1	1	1	$Z = X + Y$
X	Y	Z																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

Temel Lojik Kapılar -2

- Additional useful gates
 - NAND
 - NOR
 - XOR
- NAND = AND + NOT
- NOR = OR + NOT
- XOR implements exclusive-OR function
- NAND and NOR gates require only 2 transistors
 - AND and OR need 3 transistors!

XOR
 $(X \oplus Y)$

XNOR
 $\overline{(X \oplus Y)}$



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1


$Z = X\bar{Y} + \bar{X}Y$
X or Y but not both
("inequality", "difference")

$Z = \bar{X}\bar{Y} + XY$
X and Y the same
("equality")


Widely used in arithmetic structures such as adders and multipliers

Temel Kavramlar -3


- Proving NAND gate is universal
- Proving NOR gate is universal




AND gate



NOT gate




OR gate




OR gate




NOT gate



AND gate



Logic Functions



Logic Functions

- Logical functions can be expressed in several ways:
 - Truth table
 - Logical expressions
 - Graphical form
- Example:
 - Majority function
 - Output is one whenever majority of inputs is 1
 - We use 3-input majority function


Logic Functions

3-input majority function

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



- Logical expression form

$$F = A B + B C + A C$$




Logical Equivalence

- All three circuits implement $F = A \oplus B$ function





Boolean Algebra



Boole Cebri Aksiyomları

- Her bir değişken “0” veya “1” değerinden sadece birini alabilir.
- $1+1=1$, Birbirine VEYA ile bağlı iki önermenin ikisi de doğru ise birleşik önerme de doğrudur.
 $0\cdot 0=0$ Birbirine VE ile bağlı iki önermenin ikisi de yanlış ise birleşik önerme de yanlışdır.
- $0+0=0$ Birbirine VEYA ile bağlı iki önermenin ikisi de yanlış ise birleşik önerme de yanlıştır.
 $1\cdot 1=1$ Birbirine VE ile bağlı iki önermenin ikisi de doğru ise birleşik önerme de doğrudur.
- $1+0=1$ Birbirine VEYA ile bağlı iki önermeden biri doğru ise birleşik önerme de doğrudur.
 $0\cdot 1=0$ Birbirine VE ile bağlı iki önermeden birisi yanlış ise birleşik önerme de yanlıştır.

Boole Cebri Teoremleri

1. a) $a+b=b+a$ Değişme Özelliği
b) $a \cdot b = b \cdot a$
2. a) $a+b+c = a+b + c = a+(b+c)$ Birleşme Özelliği
b) $a \cdot b \cdot c = a \cdot b \cdot c = a \cdot (b \cdot c)$
3. a) $a+b \cdot c = a+b \cdot (a+c)$ Dağılma Özelliği
b) $a \cdot b+c = a \cdot b +(a \cdot c)$
4. a) $a+a=a$ Değişkende Fazlalık Özelliği
b) $a \cdot a=a$
5. a) $a+a \cdot b=a$ Yutma Özelliği
b) $a \cdot (a+b)=a$
6. a) $(a) =a$ İşlemde Fazlalık Özelliği
b) $(a)=a$
7. a) $(a+b+c+\dots) =a \cdot b \cdot c \dots$ De Morgan Kuralı
b) $(a \cdot b \cdot c \dots) =a +b +c +\dots$

Boole Cebri Teoremleri

8. a) $a+a=1$ Sabit Özelliği

b) $a \cdot a = 0$

9. a) $0+a=a$ Etkisizlik Özelliği

b) $1 \cdot a=a$

10. a) $1+a=1$ Yutan Sabit Özelliği

b) $0 \cdot a=0$

11. a) $(a+b) \cdot b=a \cdot b$

b) $a \cdot b + b=a+b$

12. a) $a+b \cdot a + c \cdot b+c = a+b \cdot (a +c)$

b) $a \cdot b+a \cdot c+b \cdot c=a \cdot b+a \cdot c$

13. a) $a+b \cdot a + c = a \cdot c + a \cdot b$

b) $a \cdot b+a \cdot c = a+c \cdot (a +b)$

14. a) $f(a,b,c,d,\dots) = [a+f(0,b,c,d,\dots)] \cdot [a+f(1,b,c,d,\dots)]$ Shannon Teoremi

b) $f(a,b,c,d,\dots) = a \cdot f(1,b,c,d,\dots) + [a \cdot f(0,b,c,d,\dots)]$

Laws and Rules of Boolean Algebra

- Laws of Boolean Algebra
 - Commutative Law
 - Commutative Law of Addition: $A + B = B + A$
 - Commutative Law of Multiplication: $AB = BA$
 - Associative Law
 - Associative Law of Addition: $A + (B + C) = (A + B) + C$
 - Associative Law of Multiplication: $A(BC) = (AB)C$
 - Distributive Law
 - $A(B + C) = AB + AC$


Laws and Rules of Boolean Algebra

- Laws of Boolean Algebra
 - The 12 Rules of Boolean Algebra
 - $A + 0 = A$
 - $A + 1 = 1$
 - $A \cdot 0 = 0$
 - $A \cdot 1 = A$
 - $A + A = A$
 - $A + \bar{A} = 1$
 - $A \cdot A = A$
 - $A \cdot \bar{A} = 0$
 - $\bar{\bar{A}} = A$
 - $A + AB = A$
 - $A + \bar{A}B = A + B$
 - $(A + B)(A + C) = A + BC$


DeMorgan's Theorem

Demorgan's Theorems

$$\overline{XY} = \overline{X} + \overline{Y}$$



$$\overline{X + Y} = \overline{XY}$$



Inputs		Output	
X	Y	\overline{XY}	$\overline{X} + \overline{Y}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0

Inputs		Output	
X	Y	$\overline{X + Y}$	\overline{XY}
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

$$\overline{a [b + c (d + \overline{e})]}$$


$$\overline{\overline{a} + [b + c (d + \overline{e})]}$$

$$\overline{\overline{a} + \overline{b} (\overline{c} (d + \overline{e}))}$$

$$\overline{\overline{a} + \overline{b} (\overline{c} + (d + \overline{e}))}$$

$$\overline{\overline{a} + \overline{b} (\overline{c} + (\overline{d} \overline{e}))}$$

$$\overline{\overline{a} + \overline{b} (\overline{c} + \overline{d} e)}$$



Conversion of Minterm and Maxterm

Minimum ve Maksimum Terimler

- x ve y şeklinde iki terim için minimum terimler (minterm) ve maksimum terimler (maksterm) aşağıdaki tabloda verilmiştir.

x	y	Minterm	m' ye indis	Maksterm	M' ye indis
0	0	$\bar{x} \cdot \bar{y}$	m_0	$x + y$	M_0
0	1	$\bar{x} \cdot y$	m_1	$x + \bar{y}$	M_1
1	0	$x \cdot \bar{y}$	m_2	$\bar{x} + y$	M_2
1	1	$x \cdot y$	m_3	$\bar{x} + \bar{y}$	M_3

Minimum terimler kanonik biçimi

- Doğruluk tablosu kullanarak çarpımların toplamı çözümü

a	b	$F = a + b$	Minterm	m 'ye indis
0	0	0	$\bar{a} \cdot \bar{b}$	m_0
0	1	1	$\bar{a} \cdot b$	m_1
1	0	1	$a \cdot \bar{b}$	m_2
1	1	1	$a \cdot b$	m_3

$$F = a + b = \bar{a} \cdot b + a \cdot \bar{b} + a \cdot b = m_1 + m_2 + m_3 = \sum (1,2,3)$$

Maksimum terimler kanonik biçim

- Doğruluk tablosu kullanarak toplamların çarpımı çözümü

a	b	$F = a \cdot b$	Maksterm	M 'ye indis
0	0	0	$a + b$	M_0
0	1	0	$a + \bar{b}$	M_1
1	0	0	$\bar{a} + b$	M_2
1	1	1	$\bar{a} + \bar{b}$	M_3

$$F = a \cdot b = (a + b) \cdot (a + \bar{b}) \cdot (\bar{a} + b) = M_0 \cdot M_1 \cdot M_2 = \prod(0,1,2)$$

- **Product term** (or minterm): ANDed product of literals – input combination for which output is true

A	B	C	minterms
0	0	0	$\bar{A} \bar{B} \bar{C}$
0	0	1	$\bar{A} \bar{B} C$
0	1	0	$\bar{A} B \bar{C}$
0	1	1	$\bar{A} B C$
1	0	0	$A \bar{B} \bar{C}$
1	0	1	$A \bar{B} C$
1	1	0	$A B \bar{C}$
1	1	1	$A B C$

F in canonical form:

$$F(A, B, C) = \Sigma m(1, 3, 5, 6, 7)$$

$$= m_1 + m_3 + m_5 + m_6 + m_7$$

$$F = \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A B \bar{C} + ABC$$

canonical form \neq minimal form

$$F(A, B, C) = \bar{A} \bar{B} C + \bar{A} B C + A \bar{B} C + ABC + ABC$$

$$= (\bar{A} \bar{B} + \bar{A} B + A \bar{B} + AB)C + ABC$$

$$= ((\bar{A} + A)(\bar{B} + B))C + ABC$$

$$= C + ABC = ABC + C = AB + C$$

short-hand notation form in terms of 3 variables

- **Sum term** (or maxterm) - ORed sum of literals – input combination for which output is false

A	B	C	maxterms
0	0	0	$A + B + C$
0	0	1	$A + B + \bar{C}$
0	1	0	$A + \bar{B} + C$
0	1	1	$A + \bar{B} + \bar{C}$
1	0	0	$\bar{A} + B + C$
1	0	1	$\bar{A} + B + \bar{C}$
1	1	0	$\bar{A} + \bar{B} + C$
1	1	1	$\bar{A} + \bar{B} + \bar{C}$

F in canonical form:

$$F(A, B, C) = \prod M(0, 2, 4)$$

$$= M_0 \cdot M_2 \cdot M_4$$

$$= (A + B + C)(A + \bar{B} + C)(\bar{A} + B + C)$$

canonical form \neq minimal form

$$F(A, B, C) = (A + B + C)(A + \bar{B} + C)(\bar{A} + B + C)$$

$$= (A + B + C)(A + \bar{B} + C)$$

$$(A + B + C)(\bar{A} + B + C)$$

$$= (A + C)(B + C)$$

short-hand notation for maxterms of 3 variables


Conversion of Minterm and Maxterm

$$F = \overline{XYZ} + \overline{XY\bar{Z}} + X\bar{Y}Z + XYZ = m_0 + m_2 + m_5 + m_7 = \sum m(0, 2, 5, 7)$$

$$\overline{F} = \overline{XYZ} + \overline{XYZ} + X\overline{YZ} + XY\overline{Z} = m_1 + m_3 + m_4 + m_6 = \sum m(1, 3, 4, 6)$$

Conversion of Minterm and Maxterm

$$\begin{aligned}\overline{F} &= m_1 + m_3 + m_4 + m_6 \\ \Rightarrow F &= \overline{m_1 + m_3 + m_4 + m_6} = \overline{m_1} \cdot \overline{m_3} \cdot \overline{m_4} \cdot \overline{m_6} \\ \Rightarrow F &= M_1 \cdot M_3 \cdot M_4 \cdot M_6 = (X + Y + \bar{Z})(X + \bar{Y} + Z)(\bar{X} + Y + Z)(\bar{X} + \bar{Y} + Z) \\ &= \prod M(1, 3, 4, 6)\end{aligned}$$




Simplify the function



Logic Circuit Design Process

- A simple logic design process involves
 - Problem specification
 - Truth table derivation
 - Derivation of logical expression
 - Simplification of logical expression
 - Implementation



Standard Forms

- Sum of Products (SOP)

$$F = \overline{A}\overline{B}C + A\overline{B}\overline{C} + A\overline{B}C + ABC$$

$$A\overline{B}(\overline{C} + C)$$

$$= A\overline{B}(1)$$

$$= A\overline{B}$$

$$AC(\overline{B} + B)$$

$$= AC$$

$$\overline{B}C(\overline{A} + A)$$

$$= \overline{B}C$$

$$F = \overline{B}C(\overline{A} + A) + A\overline{B}(\overline{C} + C) + AC(\overline{B} + B)$$

$$F = \overline{B}C + A\overline{B} + AC$$

Boolean Algebra

- We can use Boolean identities to simplify the function:

as follows:

$$F(X, Y, Z) = (X + Y)(X + \bar{Y})(\bar{X}\bar{Z})$$

$$\begin{aligned} & (X + Y)(X + \bar{Y})(\bar{X}\bar{Z}) \\ & (X + Y)(X + \bar{Y})(\bar{X} + Z) \\ & (XX + X\bar{Y} + XY + Y\bar{Y})(\bar{X} + Z) \\ & ((X + Y\bar{Y}) + X(Y + \bar{Y}))(\bar{X} + Z) \\ & ((X + 0) + X(1))(\bar{X} + Z) \\ & X(\bar{X} + Z) \\ & \bar{X}X + XZ \\ & 0 + XZ \\ & XZ \end{aligned}$$

Idempotent Law (Rewriting)
DeMorgan's Law
Distributive Law
Commutative & Distributive Laws
Inverse Law
Idempotent Law
Distributive Law
Inverse Law
Idempotent Law

Logic simplification

- Example:
- $Z = A'BC + AB'C' + AB'C + ABC' + ABC$
 $= A'BC + AB'(C' + C) + AB(C' + C)$ distributive
 $= A'BC + AB' + AB$ complementary
 $= A'BC + A(B' + B)$ distributive
 $= A'BC + A$ complementary
 $= BC + A$ absorption #2 Duality
- $(X \bullet Y') + Y = X + Y$ with $X = BC$ and $Y = A$

- Simplify $A + AB + A\bar{B}C$
 - DeMorgan's theorems.
$$\begin{array}{c} A + AB + A\bar{B}C \\ A + A\bar{B}C \\ \quad A \end{array}$$
- Simplify $AB + A(B + C) + B(B + C)$
$$\begin{array}{c} AB + AB + AC + BB + BC \\ AB + AC + B + BC \\ AB + B + AC \\ B + AC \end{array}$$

$$Y = A.B.C + A.\overline{B}.C + \overline{B}.C + \overline{A}.\overline{B}$$

Using Boolean algebra:

$$Y = A.B.C + A.\overline{B}.C + \overline{B}.C + \overline{A}.\overline{B}$$

$$Y = A.B.C + A.\overline{B}.C + A.\overline{B}.C + \overline{A}.\overline{B}\overline{C} + \overline{A}.\overline{B}.C + \overline{A}.\overline{B}.C \quad (\text{Expanding all terms by multiplying by 1, i.e. } (A + \overline{A}))$$

$$Y = A.B.C + \overline{B}.(A.C + A.\overline{C} + \overline{A}.\overline{C} + \overline{A}.C + \overline{A}.\overline{C}) \quad (\text{Take out the common factor})$$

$$Y = A.B.C + \overline{B}.(A.(C + \overline{C}) + \overline{A}.(\overline{C} + C + \overline{C})) \quad (\text{Group terms and take out the common factors})$$

$$Y = A.B.C + \overline{B}(A + \overline{A}) \quad (\text{Simplify})$$

$$\underline{\underline{Y = A.B.C + \overline{B}}}$$

Structural Operations

Restructuring Problem: Given initial network, find **best** network.

Example:

$$f_1 = abcd + abce + ab'cd' + ab'c'd' + a'c + cdf + abc'd'e' + ab'c'df'$$

$$f_2 = bdg + b'dfg + b'd'g + bd'eg$$

minimizing,

$$f_1 = bcd + bce + b'd' + a'c + cdf + abc'd'e' + ab'c'df'$$

$$f_2 = bdg + dfg + b'd'g + d'eg$$

factoring,

$$f_1 = c(b(d+e) + b'(d'+f) + a') + ac'(bd'e' + b'df')$$

$$f_2 = g(d(b+f) + d'(b'+e))$$

decompose,

$$f_1 = c(x+a') + ac'x'$$

$$f_2 = gx$$

$$x = d(b+f) + d'(b'+e)$$

Two problems:

- find good **common** subfunctions
- effect the **division**

Structural Operations

Basic Operations:

1. Decomposition (single function)

$$f = abc + abd + a'c'd' + b'c'd'$$
$$\Downarrow$$

$$f = xy + x'y' \quad x = ab \quad y = c+d$$

2. Extraction (multiple functions)

$$f = (az + bz')cd + e \quad g = (az + bz')e' \quad h = cde$$
$$\Downarrow$$

$$f = xy + e \quad g = xe' \quad h = ye \quad x = az + bz' \quad y = cd$$

3. Factoring (series-parallel decomposition)

$$f = ac + ad + bc + bd + e$$
$$\Downarrow$$

$$f = (a+b)(c+d) + e$$

4. Substitution

$$g = a + b \quad f = a + bc$$
$$\Downarrow$$

$$f = g(a+b)$$


5. Collapsing (also called elimination)

$$f = ga + g'b \quad g = c + d$$
$$\Downarrow$$

$$f = ac + ad + bc'd' \quad g = c + d$$

Örnek

- Girişine giren 2 bitlik sayıların karesini alan lojik devreyi doğruluk tablosu çıkararak hesaplayınız.



$$E = A \cdot B$$


$$G = \text{Lojik } 0$$

$$F = A \cdot \bar{B}$$

$$H = \bar{A}B + AB = B(A + \bar{A}) = B$$

A	B	E	F	G	H
0	0	0	0	0	0
0	1	0	0	0	1
1	0	0	1	0	0
1	1	1	0	0	1


$$\begin{aligned}
 & A + \overline{AB} \\
 \downarrow & \quad \text{Applying the previous rule to expand } A \text{ term} \\
 & A + AB + \overline{AB} \\
 \downarrow & \quad \text{Factoring } B \text{ out of 2nd and 3rd terms} \\
 & A + B(A + \overline{A}) \\
 \downarrow & \quad \text{Applying identity } A + \overline{A} = 1 \\
 & A + B(1) \\
 \downarrow & \quad \text{Applying identity } 1A = A \\
 & A + B \\
 \\[1em]
 & A + B(A + C) + AC \\
 \downarrow & \quad \text{Distributing terms} \\
 & A + AB + BC + AC \\
 \downarrow & \quad \text{Applying rule } A + AB = A \text{ to 1st and 2nd terms} \\
 & A + BC + AC \\
 \downarrow & \quad \text{Applying rule } A + AB = A \text{ to 1st and 3rd terms} \\
 & A + BC
 \end{aligned}$$




$$\begin{aligned}
 & AB + BC(B + C) \\
 \downarrow & \quad \text{Distributing terms} \\
 & AB + BBC + BCC \\
 \downarrow & \quad \text{Applying identity } AA = A \text{ to 2nd and 3rd terms} \\
 & AB + BC + BC \\
 \downarrow & \quad \text{Applying identity } A + A = A \text{ to 2nd and 3rd terms} \\
 & AB + BC \\
 \downarrow & \quad \text{Factoring } B \text{ out of terms} \\
 & B(A + C)
 \end{aligned}$$


$$\begin{aligned}
 & \overline{\overline{A} + BC + \overline{AB}} \\
 \downarrow & \text{Breaking longest bar} \\
 & (\overline{A + BC}) (\overline{AB}) \\
 \downarrow & \text{Applying identity } \overline{\overline{A}} = A \text{ wherever double bars of equal length are found} \\
 & (A + BC) (\overline{AB}) \\
 \downarrow & \text{Distributive property} \\
 & A\overline{AB} + BC\overline{AB} \\
 \downarrow & \text{Applying identity } \overline{AA} = A \text{ to left term; applying identity } \overline{\overline{AA}} = 0 \text{ to } B \text{ and } \overline{B} \text{ in right term} \\
 & A\overline{B} + 0 \\
 \downarrow & \text{Applying identity } A + 0 = A \\
 & A\overline{B}
 \end{aligned}$$

The equivalent gate circuit for this much-simplified expression is as follows:




$$\begin{aligned}
 & \overline{ABC} + A\overline{BC} + A\overline{B}\overline{C} + ABC \\
 \downarrow & \text{Factoring } BC \text{ out of 1st and 4th terms} \\
 & BC(\overline{A} + A) + A\overline{BC} + A\overline{B}\overline{C} \\
 \downarrow & \text{Applying identity } A + \overline{A} = 1 \\
 & BC(1) + A\overline{BC} + A\overline{B}\overline{C} \\
 \downarrow & \text{Applying identity } 1A = A \\
 & BC + A\overline{BC} + A\overline{B}\overline{C} \\
 \downarrow & \text{Factoring } B \text{ out of 1st and 3rd terms} \\
 & B(C + \overline{AC}) + A\overline{BC} \\
 \downarrow & \text{Applying rule } A + \overline{AB} = A + B \text{ to the } C + \overline{AC} \text{ term} \\
 & B(C + A) + A\overline{BC} \\
 \downarrow & \text{Distributing terms} \\
 & BC + AB + A\overline{BC} \\
 \downarrow & \text{Factoring } A \text{ out of 2nd and 3rd terms} \\
 & BC + A(B + \overline{BC}) \\
 \downarrow & \text{Applying rule } A + \overline{AB} = A + B \text{ to the } B + \overline{BC} \text{ term} \\
 & BC + A(B + C) \\
 \downarrow & \text{Distributing terms} \\
 & BC + AB + AC \\
 & \text{or} \\
 & AB + BC + AC \\
 & \text{Simplified result}
 \end{aligned}$$






The Karnaugh Map





Lojik fonksiyonların sadeleştirilmesi





- Lojik fonksiyonların sadeleştirilmesinde en çok kullanılan iki yöntem şunlardır:
 - 1. Karnaugh Diyagramı Yöntemi
 - 2. Quine-McCluskey Tablo Yöntemi

Adjacent cells on a Karnaugh map are those that differ by only one variable. Arrows point between adjacent cells.









Problems

Simplify the following Boolean functions, using three-variable maps:

(a) $F(x, y, z) = \Sigma(0, 2, 4, 5)$

(b) $F(x, y, z) = \Sigma(0, 2, 4, 5, 6)$

(c) $F(x, y, z) = \Sigma(0, 1, 2, 3, 5)$

(d) $F(x, y, z) = \Sigma(1, 2, 3, 7)$

Simplify the following Boolean functions, using three-variable maps:

(a)* $F(x, y, z) = \Sigma(0, 1, 5, 7)$

(b)* $F(x, y, z) = \Sigma(1, 2, 3, 6, 7)$

(c) $F(x, y, z) = \Sigma(2, 3, 4, 5)$

(d) $F(x, y, z) = \Sigma(1, 2, 3, 5, 6, 7)$

(e) $F(x, y, z) = \Sigma(0, 2, 4, 6)$

(f) $F(x, y, z) = \Sigma(3, 4, 5, 6, 7)$

Simplify the following Boolean expressions, using three-variable maps:

(a)* $xy + x'y'z' + x'yz'$

(b)* $x'y' + yz + x'yz'$

(c)* $F(x, y, z) = x'y + yz' + y'z'$

(d) $F(x, y, z) = x'yz + xy'z' + xy'z$

Problems

Simplify the following Boolean functions, using *Karnaugh* maps:

(a)* $F(x, y, z) = \Sigma(2, 3, 6, 7)$

(b)* $F(A, B, C, D) = \Sigma(4, 6, 7, 15)$

(c)* $F(A, B, C, D) = \Sigma(3, 7, 11, 13, 14, 15)$

(d)* $F(w, x, y, z) = \Sigma(2, 3, 12, 13, 14, 15)$

(e) $F(w, x, y, z) = \Sigma(11, 12, 13, 14, 15)$

(f) $F(w, x, y, z) = \Sigma(8, 10, 12, 13, 14)$

Simplify the following Boolean functions, using four-variable maps:

(a)* $F(w, x, y, z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$

(b) $F(A, B, C, D) = \Sigma(2, 3, 6, 7, 12, 13, 14)$

(c) $F(w, x, y, z) = \Sigma(1, 3, 4, 5, 6, 7, 9, 11, 13, 15)$

(d)* $F(A, B, C, D) = \Sigma(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$

Simplify the following Boolean expressions, using four-variable maps:

(a)* $A'B'C'D' + AC'D' + B'CD' + A'BCD + BC'D$

(b)* $x'z + w'xy' + w(x'y + xy')$

(c) $A'B'C'D + AB'D + A'BC' + ABCD + AB'C$

(d) $A'B'C'D' + BC'D + A'C'D + A'BCD + ACD'$

Simplify the following Boolean expressions, using four-variable maps:

(a)* $w'z + xz + x'y + wx'z$

(b) $AD' + B'C'D + BCD' + BC'D$



(c)* $AB'C + B'C'D' + BCD + ACD' + A'B'C + A'BC'D$

(d) $wxy + xz + wx'z + w'x$

Örnek


- $A=A_1, A_0$ ve $B=B_1, B_0$ sayıları karşılaştırılacaktır. $A>B$, $A=B$ ve $A<B$ çıkışlarını veren devreyi doğruluk tablosunu çıkartarak Karnaugh diyagramı ile gerçekleştiriniz.

A_1	A_0	B_1	B_0	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0




$A > B$


$$F_1 = A_1 \overline{B_1} + A_0 \overline{B_1} \overline{B_0} + A_1 A_0 \overline{B_0}$$




$$A < B \Rightarrow F_3 = \overline{A_1} B_1 + \overline{A_0} B_1 B_0 + \overline{A_1} \overline{A_0} B_0$$



$$A = B \\ F_2 = \overline{A_1} \overline{A_0} \overline{B_1} \overline{B_0} + \overline{A_1} A_0 \overline{B_1} B_0 + \\ A_1 A_0 B_1 B_0 + A_1 \overline{A_0} B_1 \overline{B_0}$$



Simplify the logic diagram below.



$$\text{Out} = \overline{A}BC + \overline{A}B\overline{C} + ABC + AB\overline{C}$$

		BC									
		A	00 01 11 10								
		0	<table border="1"> <tr><td></td><td></td><td>1</td><td>1</td></tr> <tr><td></td><td></td><td></td><td></td></tr> </table>			1	1				
		1	1								
		1	<table border="1"> <tr><td></td><td></td><td>1</td><td>1</td></tr> <tr><td></td><td></td><td></td><td></td></tr> </table>			1	1				
		1	1								


$$\text{Out} = B$$

Mapping the four p-terms yields a single group of four, which is B


$$\text{Out} = \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C} + \overline{A}B\overline{C} + AB\overline{C}$$

		BC									
		A	00 01 11 10								
		0	<table border="1"> <tr><td>1</td><td></td><td></td><td>1</td></tr> <tr><td></td><td></td><td></td><td></td></tr> </table>	1			1				
1			1								
		1	<table border="1"> <tr><td>1</td><td></td><td></td><td>1</td></tr> <tr><td></td><td></td><td></td><td></td></tr> </table>	1			1				
1			1								



Out = \overline{C}



$$\text{Out} = \overline{A}\overline{B}CD + \overline{A}B\overline{C}D + A\overline{B}CD + A\overline{B}\overline{C}D + AB\overline{C}\overline{D} + AB\overline{C}D + ABCD$$





$$\text{Out} = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}CD + \overline{A}\overline{B}C\overline{D}$$




$$\text{Out} = \overline{B} + \overline{D}$$

$$\text{Out} = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D$$




$$\text{Out} = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}CD + \overline{A}\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D + A\overline{B}CD + A\overline{B}C\overline{D}$$



$$\text{Out} = \overline{B}$$



$$\text{Out} = \overline{AB}\overline{CD} + \overline{ABC}\overline{D} + \overline{AB}\overline{C}D + \overline{A}BCD + ABCD + ABC\overline{D} + A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D$$



$$\text{Out} = \overline{B}\overline{C}\overline{D} + \overline{A}\overline{C}D + BCD + ACD$$

$$\text{Out} = \overline{A}\overline{B}\overline{C} + \overline{A}BD + ABC + A\overline{B}\overline{D}$$


$$\text{Out} = (A+B+C+\overline{D})(A+B+\overline{C}+D)(A+\overline{B}+C+\overline{D})(A+\overline{B}+\overline{C}+D)$$




$$\text{Out} = \overline{CD} + CD + ABD$$

$$\text{Out} = (B+C+\overline{D})(A+C+\overline{D})(\overline{C}+D)$$



$$\text{Out} = (B+C+\overline{D})(A+C+\overline{D})(\overline{C}+D)$$



$$\text{Out} = \overline{CD} + CD + ABD$$



Combinational Circuits



Tümleşik Kombinasyonel Devreler


Belirli bir işii yerine getiren kapılarla tasarlanmış devrelerdir.

- Yarı ve tam toplayıcılar,
- seçiciler,
- kodlayıcılar,
- PAL (Programlanabilir Dizi Elemanı),
- PLA (Programlanabilir Lojik Dizi Elemanı)
- Çokullayıcılar gibi elemanlar sayılabilir.


Introduction to Combinational Circuits

- Combinational circuits
 - Output depends only on the current inputs
- Combinational circuits provide a higher level of abstraction
 - Help in reducing design complexity
 - Reduce chip count
- We look at some useful combinational circuits

Classification of Combinational Logic




Programmable Logic Array Example




Analysis Procedure

- Boolean Expression Approach




Analysis Procedure



- Truth Table Approach





$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$











$$\text{Out} = \overline{AC} + \overline{AD} + B\overline{C} + BD$$

$$\text{Out} = (\overline{A}+B)(\overline{C}+D)$$



$$\text{Out} = \overline{CD} + CD + ABD$$







Design Procedure

- BCD-to-Excess 3 Converter


<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$



$$y = C'D' + CD$$




$$z = D'$$

Design Procedure

- BCD-to-Excess 3 Converter

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x



$$w = A + B(C+D)$$



$$x = B'(C+D) + B(C+D)'$$

$$y = (C+D)' + CD$$


$$z = D'$$

Seven-Segment Decoder

<i>w x y z</i>	<i>a b c d e f g</i>
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	1 0 1 1 1 1 1
0 1 1 1	1 1 1 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 1 0 1 1
1 0 1 0	X X X X X X X
1 0 1 1	X X X X X X X
1 1 0 0	X X X X X X X
1 1 0 1	X X X X X X X
1 1 1 0	X X X X X X X
1 1 1 1	X X X X X X X



$$a = w + y + xz + x'z'$$





$b = \dots$


c = . . .

d = . . .

Seven-Segment Decoder



<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>d</i>	<i>e</i>
0	0	0	0	1	1
0	0	0	1	0	0
0	0	1	0	1	1
0	0	1	1	1	0
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	1	0	1	1
1	1	1	1	0	1





$$d = \bar{A}\bar{B}\bar{D} + \bar{A}\bar{B}C + B\bar{C}D + A\bar{B}\bar{C}$$

$$+ BCD + A\bar{B}D$$

$$e = \bar{B}\bar{D} + A + C\bar{D}$$

Circuits for Binary Addition



Half Adder

Circuits for Binary Addition

With two's complement numbers, addition is sufficient


A_i	B_i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A_i	0	1
B_i	0	1
0	0	1
1	1	0

$$\begin{aligned} \text{Sum} &= \overline{A_i} B_i + A_i \overline{B_i} \\ &= A_i \oplus B_i \end{aligned}$$

A_i	0	1
B_i	0	1
0	0	0
1	0	1


$$\text{Carry} = A_i B_i$$



Half-adder Schematic

Full Adder

Cascaded Multi-bit
Adder



usually interested in adding more than two bits

this motivates the need for the full adder

Full Adder

A	B	Cl	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The figure consists of two Karnaugh maps. The top map is for the sum output S , and the bottom map is for the carry output CO . Both maps have columns labeled A and B , and rows labeled Cl (0 and 1).

Sum Output (S):

	00	01	11	10
0	0	1	0	1
1	1	0	1	0

Carry Output (CO):



	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$S = Cl \text{ xor } A \text{ xor } B$$


$$CO = B Cl + A Cl + A B = Cl(A + B) + A B$$

Full Adder Circuit

Standard Approach: 6 Gates




Alternative Implementation: 5 Gates



$$A \cdot B + C_I \cdot (A \oplus B) = A \cdot B + B \cdot C_I + A \cdot C_I$$

Adder/Subtractor



$$A - B = A + (-B) = A + B + 1$$


Yarı toplayıcı (Half Adder)

- Yarı toplayıcı elde girişi olmaksızın 1 bitlik iki sayının toplamını bulan bir kombinasyonel devredir.

a	b	Toplam T	Elde E
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$T = \bar{a}b + a\bar{b}$$


$$E = ab$$



Yarı toplayıcı devresi

Tam toplayıcı (Full Adder)

- Girişinde elde bitinin olduğu ve bir bitlik iki sayı ile birlikte toplandığı bir kombinasyonel devredir.



C_{in}	a	b	Toplam S	Elde C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

ab	00	01	11	10
C_{in}	0	0	1	0
0	0	1	0	1
1	1	0	1	0


ab	00	01	11	10
C_{in}	0	0	1	0
0	0	0	1	0
1	0	1	1	1

$$T = C_{in} \bar{a}\bar{b} + \overline{C_{in}}\bar{a}b + C_{in}a\bar{b} + \overline{C_{in}}a\bar{b} = \overline{C_{in}}(\bar{a}b + a\bar{b}) + C_{in}(ab + \bar{a}\bar{b}) \Rightarrow T = a \oplus b \oplus C_{in}$$


$$C_{out} = C_{in}b + C_{in}a + ab$$

Combinational Circuits

- full adder.



Inputs			Outputs	
X	Y	Carry In	Sum	Carry Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




Multiplexers



MULTIPLEXER


4-to-1 Multiplexer

Select		Output
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3




Multiplexers

- Multiplexer
 - 2^n data inputs
 - n selection inputs
 - a single output
- Selection input determines the input that should be connected to the output




Multiplexers

4-data input MUX implementation




Multiplexers

MUX implementations




Majority function




Even-parity function

Multiplexers

Example chip: 8-to-1 MUX



(a) Connection diagram



(b) Logic symbol

Multiplexers


Efficient implementation: Majority function

Original truth table

A	B	C	F ₁
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



New truth table

A	B	F ₁
0	0	0
0	1	C
1	0	C
1	1	1





Demultiplexers

Demultiplexer (DeMUX)





Decoders



Decoders

- Decoder selects one-out-of-N inputs




Decoders



Logic function implementation

A	B	C _{in}	Sum	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(Full Adder)




Comparator



Comparator


- Used to implement comparison operators ($=, >, <, \geq, \leq$)




Comparator

$$A=B: O_x = I_x \quad (x=A < B, A=B, \& A > B)$$

4-bit magnitude comparator chip




(a) Connection diagram




(b) Logic symbol

Comparator


Serial construction of an 8-bit comparator




1-bit Comparator



x	y	x>y	x=y	x<y
0	0			
0	1			
1	0			
1	1			



Adders




Adders

- Half-adder
 - Adds two bits
 - Produces a *sum* and *carry*
 - Problem: Cannot use it to build larger inputs
- Full-adder
 - Adds three 1-bit values
 - Like half-adder, produces a *sum* and *carry*
 - Allows building N-bit adders
 - Simple technique
 - Connect C_{out} of one adder to C_{in} of the next
 - These are called *ripple-carry adders*


Adders

A	B	Sum	C _{out}
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



(a) Half-adder truth table and implementation


A	B	C _{in}	Sum	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



(b) Full-adder truth table and implementation

Adders

A 16-bit ripple-carry adder




Adders

- Ripple-carry adders can be slow
 - Delay proportional to number of bits
- Carry lookahead adders
 - Eliminate the delay of ripple-carry adders
 - Carry-ins are generated independently
 - $C_0 = A_0 B_0$
 - $C_1 = A_0 B_0 A_1 + A_0 B_0 B_1 + A_1 B_1$
 - . . .
 - Requires complex circuits
 - Usually, a combination carry lookahead and ripple-carry techniques are used

Örnek


- Devreye ait Z lojik fonksiyonunu doğruluk tablosu ile oluşturarak Karnough diyagramı yardımıyla elde ediniz.



a	b	c	d	F_1	F_2	Z
0	0	0	0	0	1	1
0	0	0	1	0	1	1
0	0	1	0	1	0	1
0	0	1	1	0	0	0
0	1	0	0	0	1	1
0	1	0	1	1	1	1
0	1	1	0	1	1	1
0	1	1	1	0	1	1
1	0	0	0	1	0	1
1	0	0	1	0	0	0
1	0	1	0	1	0	1
1	0	1	1	0	0	0
1	1	0	0	1	0	1
1	1	0	1	1	1	1
1	1	1	0	1	0	1
1	1	1	1	0	1	1

c	d	F_1
0	0	a
0	1	b
1	0	1
1	1	0


a	b	F_2
0	0	\bar{c}
0	1	1
1	0	-



$$Z = b + \bar{a}\bar{c} + \bar{d}$$

Örnek

- Şekildeki telefon sisteminde konuşmada öncelik sırası A, B ve C' dir. Santral bu önceliği seçerek çıkış verecektir. Bu sistemi gerçekleştiriniz (Konuşma isteğinde santral 1 sinyali verecektir).



A	B	C	x	y	z
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	0	0

$$f(x) = A,$$

$$f(y) = \bar{A}B\bar{C} + \bar{A}BC = \bar{A}B(\bar{C} + C)$$

$$f(y) = \bar{A}B,$$

$$f(z) = \bar{A}\bar{B}C$$

Kaynakça

- <https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-111-introductory-digital-systems-laboratory-spring-2006/lecture-notes/>
- <http://web.ee.nchu.edu.tw/~cpfan/FY92b-digital/Chapter-4.ppt>
- <http://www.cs.nccu.edu.tw/~whliao/ds2003/ds4.ppt>
- http://www.just.edu.jo/~tawalbeh/cpe252/slides/CH1_2.ppt
- Lessons In Electric Circuits, Volume IV { Digital By Tony R. Kuphaldt Fourth Edition, last update July 30, 2004.
- Digital Electronics Part I – Combinational and Sequential Logic Dr. I. J. Wassell.
- Digital Design With an Introduction to the Verilog HDL, M. Morris Mano Emeritus Professor of Computer Engineering California State University, Los Angeles; Michael D. Ciletti Emeritus Professor of Electrical and Computer Engineering University of Colorado at Colorado Springs.
- Digital Logic Design Basics, Combinational Circuits, Sequential Circuits, Pu-Jen Cheng.